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1. Given a MOS transistor in a configuration as shown in Figure 1. Draw the small 
signal model of the transistor. Assume 0== dssb VV . gmb, ro, Csb and Cdb are 
ignored. Prove that 
    mT
gs gb gd
1 gf =
2π C + C + C
 
 











2. Determine the voltage gain of the transistor amplifier circuit shown in Figure 2. 
Assume .  and . Neglect all parasitic 
elements in the small-signal equivalent circuit of the BJT in this amplifier circuit. 
Neglect the base charging capacitance and the collector-base resistances. 
Assume that  is very large. 
ac dc 100β = β =
or



















R = 3 kΩ
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3. Consider the BiCMOS amplifier shown in Figure 3. The BJT has  and 
β = 200 . The NMOS transistor has a threshold voltage tV =1V  and 
BEV = 0.7 V
′ 2k W L = 2 mA V . Consider the DC bias circuit for this amplifier. Neglect the 
base current of 2Q  in determining the current in 1Q . Find the DC bias currents in 


















































(a) Identify the  type of feedback in this circuit.    (5 marks) 
(b) Find the expression of the loop gain.    (5 marks) 
(c) Find the expression of the closed loop gain.   (10 marks) 
 
 
5. Circuit in Figure 5 has a GBW of 200 MHz. If VDD is 2.5 V and 
2OXn V
A100C μ=μ , 2OXp V
A50C μ=μ ,   V5.0VV thpthn ==  and CL is 1 pF 
Find : 
 
(a) gm.         (10 marks) 





















         Figure  6 
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